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Abstract—To allow for novel memory and computing schemes
based on the resistive switching memory (RRAM), physically-
based compact models are needed. This work presents a new
analytical model for HfO2-based RRAM, relying on a simplified
description of the conductive filament (CF) in terms of its
diameter and gap length. The set and reset operations are
described by CF growth and gap opening, respectively, activated
by the local field and temperature. The analytical model is then
used to describe the switching dynamics in the complementary
resistive switch (CRS), consisting of an antiserial connection of
two resistive devices. The impact of the gap resistivity on the CRS
characteristics is discussed, highlighting the trade-off between
off-state leakage and set/reset window.
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I. INTRODUCTION
Recently, resistive switching memory (RRAM) has emerged
as a promising alternative to Flash memories for high density
data storage [1]–[3]. To understand the scaling limits of this
technology, physical models have been developed to describe
the set/reset processes and the electrical transport phenomena
in the conductive filament (CF) [4]–[10]. On the other hand,
the simulation of RRAM circuits such as memory arrays and
neuromorphic systems requires analytical models for imple-
mentation in Spice or Verilog-A [4], [11]–[13]. This work
presents an analytical model for set/reset transitions in oxide-
based bipolar RRAM devices. The model is an extension
of a previous analytical model [11], which was improved
to take into account the different dynamics of the set and
reset transition that were recently pointed out by experiments
[14] and numerical simulations on HfOx RRAM [10]. The
model is applied to account for the switching characteristics
of the complementary resistive switch (CRS), consisting of
two antiserially connected RRAM devices. After explaining
the CRS characteristics based on the sequential switching of
the two individual RRAMs, we discuss CRS optimization by
reduction of the off-state leakage and its impact on the read
window.
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Fig. 1. Schematic representation (a) and measured and calculated I-V curves
(b) for a RRAM device showing positive abrupt set and negative analog reset
transitions. The current was limited to compliance IC = 500 µA during set
transition.
II. EXPERIMENTAL CHARACTERISTICS
Fig. 1a shows the RRAM structure considered in this work,
consisting of a 20-nm thick HfO2 switching layer with TiN
bottom and top electrode. The oxide layer had a non-uniform
composition profile, with a lower concentration of oxygen
close to the bottom electrode, thus causing the presence of
a high local concentration of oxygen vacancies, serving as
a reservoir for defect injection during filament forming and
set. For this reason, the bottom electrode will be referred
to as the injecting electrode in the following. The non-
uniform distribution was achieved by an additive approach,
where the initial oxygen-deficient layer was oxidized on the
top-electrode side to increase the oxygen content [15]. The
asymmetric structure of the RRAM dictates the polarity for
set and reset operations, where set transition takes place under
positive voltage VA applied to the injecting electrode, while
reset transition is achieved under negative VA. Fig. 1b shows
the measured I-V curve for a RRAM device, where the current
entering the injecting electrode is plotted as a function of VA.
The device was preliminarily formed at VA = 1 V. The I-V
curve displays abrupt set transition for VA > 0 and gradual
reset transition for VA < 0. During set transition, the current is
limited by a compliance current IC = 500 µA to limit the size
of the CF. The voltage across the CF reaches a characteristic
value VC ≈ 0.4 V after set transition, as a result of the
voltage driven kinetics of ion migration [14]. The reset voltage
Vreset in correspondence of the onset of the reset transition is
approximately equal to VC since set and reset processes are
both dictated by the same ion migration kinetics. As a result,
the reset current Ireset is almost equal to IC , in agreement
with previous data [14] and modeling results [10], [11].
2Fig. 2. Schematic illustration of the reset model. Reset transition is due
to the opening of a gap ∆ from the centre of the CF, as evidenced by the
steps (a) for a complete CF, (b) and (c) for increasing gap lengths. The circuit
topology used in the model is shown in (d).
TABLE I
MODEL PARAMETERS
Activation energy (F = 0) EA 1.2 eV
Oxide resistivity (F = 0) ρox 8.5 mΩcm
CF resistivity ρm 270 µΩcm
Pre-exponential factor A 300 ms−1
Non-linearity coefficient γ 55 nmV−1
CF thermal conductivity kth,m 23 Wm−1K−1
Oxide thermal conductivity kox 0.68 Wm−1K−1
Characteristic length ∆eff 10.5 nm
III. THE ANALYTICAL MODEL
Set and reset processes are interpreted in terms of ion migra-
tion, inducing the formation of a gap during reset, responsible
for the resistance increase, and a filamentary growth during
set, responsible for resistance decrease. The interpretation of
set and reset processes originates from the analysis of the
experimental data of Vreset, showing that different resistance
values in set states correspond to different cross-section areas
in a continuous CF, while different resistance values in reset
states correspond to different gap lengths in an interrupted CF
[14]. These results were corroborated by simulation results of
a numerical model based on the migration of ionized defects
accelerated by the local temperature and electric field [10]. The
same concepts were adopted in a similar analytical model in
the literature [4].
A. Reset model and simulations
Fig. 2 schematically shows the reset process, where the
migration of positively ionized defects (oxygen vacancies
and/or metallic Hf or Ti from the vacancy-rich layer) driven
by the electric field and activated by temperature leads to the
formation and growth of a depleted gap along the CF. The
injecting electrode is shown at the top side in agreement with
Fig. 1a. The initial condition is the full set state, where the
continuous CF, consisting of segregated metallic Hf in the
model, has an idealized cylindrical shape. The negative VA
induces ion migration toward the injecting electrode, causing
depletion of the CF. The temperature profile along the CF can
















































Fig. 3. Calculated voltage V , (a), gap length ∆, (b), resistance R, (c),
current I , (d), and temperature at the T (z1) edge, (e), as a function of time.
Application of a voltage causes an increase of the gap ∆, leading to a CF
cooling.
where z is the space coordinate along the CF (z = 0 at the
injecting electrode and tox = 20 nm is the oxide thickness
and the total CF length), kth is the thermal conductivity, ρ
is the resistivity and J is the current density. For the full set
state, Eq. (1) was solved using the parameters of metallic Hf ,
namely kth = kth,m = 23 Wm−1K−1, as for bulk Hafnium, and
ρ = ρm = 270 µΩcm, which is higher than the bulk Hf value
to take into account enhanced scattering in the nanoscaled CF
[11], [16]. Parameters ρm and kth,m are shown in Tab. I with
other modeling parameters. Eq. (1) is solved with boundary
conditions T(0) = T(tox) = T0 = 300 K, where the top and
bottom contacts are considered as ideal heat sinks. For the
full set state, the solution gives a parabolic profile T(x) with
the maximum temperature in the middle of the CF at z = tox/2:




As Tmax in Eq. (2) reaches the critical temperature for ion
migration in the timescale of the experiment, a depleted gap
starts to form in correspondence of tox/2, as shown in Fig. 2b.
The resistance correspondingly increases, thus marking the
onset of the reset transition at Vreset. Reset leads to the rupture
of the CF in two filament stubs separated by a gap of length ∆.
Further increase of the voltage results in an increase of ∆ by
migration of ionized defects from one filament stub to the other
toward the injecting electrode. Ion migration thus increases
the defect density at the injecting electrode side, while the
other filament stub is consumed, in agreement with numerical







kT (z1) , (3)
3Fig. 4. Measured and calculated I-V curves in the reset transition. Current compliance IC in the previous set process was always fixed at 200 µA. Results
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Fig. 5. Measured and calculated Vreset (a), and Ireset (b) as a function of
the sweep rate β (Vs−1). Results are shown for IC = 100, 200 and 300 µA.
where A = 300 ms−1 is a pre-exponential factor, k is the
Boltzmann constant, T (z1) is the temperature in correspon-
dence of the ion-injecting stub edge (see Fig. 2c) and EA
is the energy barrier for ion migration. The latter is lowered
due to Poole-Frenkel effect by the electric field in the gap, as
expressed by:
EA = EA0 − αqVgap, (4)
where α = 0.05 is the barrier lowering factor, EA0 = 1.2 eV
is the energy barrier at zero field, q is the unit charge and Vgap
is the voltage drop across the gap. The temperature profile in
the fragmented CF is calculated using Fourier equations as
in Eq. (1), but solved separately in the three domains (top
stub, gap, bottom stub) with appropriate boundary conditions
and suitable values for parameters kth and ρ. The thermal
conductivity and resistivity in the metallic stubs were assumed






Where γ is a constant, F the local electric field and ρox is
the zero-field gap resistivity. Eq. (5) is a first-order expansion
Fig. 6. Schematic illustration of the set model. Set transition is due to the
nucleation and growth of a sub-CF φ in the oxide layer, as evidenced by the
steps (a) for a full reset state, (b) and (c) for increasing sub-CF φ. The circuit
topology used in the model is shown in (d).
of the Poole conduction law ρ ∝ exp(-F∆z/(2kT)) [17],
where ∆z is the average distance between electron traps. For
simplicity, the parameter γ = z/(2kT) in Eq. (5) was assumed
to be a constant, namely γ = 55 nm/V. Eq. (5) accounts for
the nonlinear conduction characteristics in the reset state. The
thermal conductivity kgap in the gap was changed continuously
with the gap length, from the metallic value kth,m for ∆ = 0
to the bulk-HfO2 value kox = 0.68 Wm−1K−1 [18] for a
characteristic ∆eff = 50 % of the thickness. The ∆-dependent
kth reflects the change of defect concentration in the gap
for variable length, where an extremely short gap displays a
relatively large average concentration of defects, whereas a
long gap can be considered to be almost fully depleted [10].
In the model, the variable kth was achieved with a power law
given by:
kgap(∆) = kth,m + 1− (1 + kth,m − kox)
∆
∆eff . (6)
Fig. 1b shows the calculated I-V curves obtained by the
model with the parameters in Tab. I, where the reset transition
clearly displays a gradual increase of resistance. The model
describes the top, bottom stubs and gap as series resistances
as shown in Fig. 2d. This gradual increase of resistance
can be understood by a negative feedback effect, where ion
migration leads to an increase of ∆, which in turn reduces
the temperature T (z1) at the origin of ion migration. As a
result, the depletion process is soon interrupted, and a higher
voltage is needed to further induce an increase of ∆. The




















































Fig. 7. Calculated voltage V , (a), sub-CF diameter φ, (b), resistance R, (c),
current I , (d), and temperature at the T (z2) edge, (e), as a function of time.
The positive feedback is evidenced for V > Vset , followed by the negative
feedback due to the external IC .
Fig. 3, showing the staircase applied voltage VA (a), ∆ (b),
the resistance R (c), the current I (d) and T (z1) (e) as a
function of time. The gap length is initially ∆ = 0 (full set
state) at time t = 0. Application of VA = 0.4 V causes Joule
heating above the critical temperature Tcrit ≈ 600 K, defined
as the temperature for which the gap growth rate in Eq. (3)
reaches 25 nm/s, thus causing an increase of ∆ (hence R)
and a consequent decrease of I . The temperature T (z1) thus
decreases below Tcrit, thus slowing down of R and ∆. Raising
VA to 0.5 V after 0.5 s causes a step change of Joule heating
above Tcrit, thus boosting the increase of ∆ and R. The
consequent decrease of the current, however, again results in
a decay of Joule heating, hence of the growth rate. A similar
negative-feedback response is seen at the third increase of
voltage to 0.6 V at 1 s. This behavior is at the basis of the
gradual resistance increase during the negative VA sweep in
Fig. 1b, where the gap length and the resistance stabilize to
dynamic values at increasing VA.
To validate the model, the experimental and calculated I-
V curves are shown in Fig. 4 for increasing sweep rate
β = dV/dt [Vs−1], namely β = 1 V (a), 102 (b), 104 (c)
and 106 Vs−1 (d). The parasitic capacitance in our setup was
about 10 pF, which, multiplied with the matching resistance
of 50 Ω, results in a RC delay time of less than 1 ns, thus
negligible with respect to the maximum β in our experiments.
Both Vreset and Ireset = Vreset/R increase for increasing β,
as summarized in Fig. 5a and b, respectively, for increasing
IC . The increase of Vreset and Ireset can be understood by
the Arrhenius behavior of growth rate in Eq. (3). As the
timescale of the experiment is reduced, the temperature and
voltage needed to induce reset must correspondingly increase.
The good agreement between calculations and experiments in
Figs. 5 and 6 demonstrates the accurate estimation of EA
Fig. 8. Calculated I-V curves for RRAM device at increasing ρox (a). The
leakage current decreases and Vset increases for increasing ρox, while Vreset
and VC remain constant due to their sole dependence from the CF resistivity.
In (b), measured and calculated Vset at increasing resistance of the reset state.
Two different φ CF diameters are shown. Data are obtained from [19].
controlling reset kinetics in Eq. (3). Note that IC controls the
size of the CF obtained after set transition, hence R and Ireset
[11], while Vreset is independent of IC , since the temperature
during reset transition only depends on parameters ρm and
kth,m [14].
B. Set model and simulations
Fig. 6 schematically shows the set process, starting from
the reset state in Fig. 6a, corresponding to the final state in
Fig. 2c with an arbitrary gap length ∆. Application of VA > 0
induces ion migration from the stub at the injecting-electrode
side (edge z2) into the gap, thus resulting in the formation
of a sub-filament of diameter φ (Fig. 6b) and its growth with
time (Fig. 6c). The final value of φ can be smaller than the
nominal size of the CF, or it can be higher than that value. As
φ reaches the nominal size of the CF, the whole CF grows in
size as a result of more ion migration from the reservoir. The






kT (z2) , (7)
where EA is subject to the barrier lowering law of Eq. (4)
and the temperature is calculated at the injecting edge z2.
Fig. 6d shows the equivalent electric circuit used for evalu-
ating R, where the gap region resistance is calculated from
the parallel contributions of the sub-filament and the oxide
resistances.
The calculated I-V curve for set transition can be seen in
Fig. 1b, where R decreases abruptly just above the set voltage
5Vset, then the voltage across the CF settles to VC in the current
compliance regime due to the CF growth, where R decreases
with time at constant current IC . The model accounts for
the experimental relationship Vset > Vreset, which is due to
the different shape of the CF in the full set state (Fig. 2a)
compared to the reset state (Fig. 6a). In the latter, the depleted
gap causes a relatively low temperature in z2, therefore a
higher V must be applied to reach the critical temperature
Tcrit.
The abrupt R change at the set transition in Fig. 1b can be
understood by a positive feedback effect, as described in Fig. 7
showing calculation results for the voltage across the device V
(a), the CF diameter φ (b), the corresponding R (c), the current
I (d) and the temperature T (z2) at the injecting edge (e) during
a sweep of the applied voltage VA. Initially φ is equal to zero
in the reset state and R decreases for increasing V due to the
field effect in Eq. (5). As T (z2) reaches Tcrit by Joule heating
at t ≈ 0.23 s, φ increases and R decreases steeply due to the
growth of the CF in the gap region. As the sub-filament is
formed in the gap, the current (Fig. 7d) and the temperature
(Fig. 7e) strongly increase, causing further acceleration of
the CF growth and establishing a positive thermal feedback
loop. The voltage across the CF drops in Fig. 7a as the
current reaches the compliance current, which thus serves
as an external negative feedback for R control during the
set transition, which otherwise would obey to an inherent
positive feedback. A key parameter for the set transition is
Vset, marking the condition T (z2) = Tcrit in Fig. 7e. The
set voltage Vset was shown to strongly depend on the reset
condition, namely deep reset states with high R generally
display a large Vset [1], [19], [20]. This is due to a higher ∆
and/or to a lower defect concentration in the gap, resulting in a
larger ρox in Eq. (5), hence in a lower Joule heating for a given
applied voltage. Fig. 8a shows the calculated I-V curves for
variable ρox in Eq. (5), to describe different gap resistivities
thanks to a controlled defect concentration. Three values of
ρox were assumed, namely ρox = 8.5, 25.5 and 85 mΩcm.
Changing ρox has no impact on VC , Vreset and Ireset, since
these parameters are controlled by the CF in the set state and
not by the gap properties. On the other hand, the increase of
ρox causes an increase of the on/off resistance window and
of Vset as a result of the reduced Joule heating. Both effects
strongly contribute to the operation and reliability of RRAM
devices. One of the critical concerns for RRAM, in fact, is
the limited resistance window, which makes single-bit and
multilevel operation difficult in the presence of programming
variability [20], [21] and read noise [22]. A moderate increase
of Vset may also reduce read disturb in the reset state, thus
improving the read voltage and the corresponding read current.
Fig. 8b shows the calculated Vset as a function of R in the
reset state, compared to experimental data [19]. Calculations
are shown for two values of φ, which can be controlled by
IC during the forming operation. Data and calculations show
a good agreement for φ = 2.3 nm. The exponential range
covered by the resistance suggests that R is mostly controlled
by the defect concentration in the CF gap, which acts on the
Fermi level position with respect to the conduction/valence
band edges, rather than the gap length ∆ which should impact
Fig. 9. Schematic structure of the CRS architecture (a). The vacancy-rich
side of the asymmetric RRAM stack is shown aligned against the common
electrode. In (b), measured, symbols, and calculated, line, I-V curves for
CRS. In the inset, application of a positive voltage to the NHRS A results in
the set of the bottom cell B, then the reset of the top cell leads to the PHRS
C. The symmetric behaviour takes place under negative voltage, leading to
the initial NHRS, D and E.
Fig. 10. Flow chart of the numerical model calculation.
only linearly on R.
IV. CRS STRUCTURE AND OPERATION
The analytical model of RRAM can be straightforwardly
extended to the complementary resistive switch (CRS) archi-
tecture sketched in Fig. 9a. CRS consists of two RRAM with
antiserial connection, where the ion-injecting electrodes, i.e.,
electrodes facing the vacancy-rich layer, are shortcircuited.
The CRS is a two-terminal device, thus only the non-injecting
electrodes of the top and bottom cells can be accessed by
voltage supplies. Note that CRS can also be obtained by
shortcircuiting the two non-injecting electrodes of the RRAM
cells. Fig. 9b shows the measured I-V curves for a CRS
consisting of two antiserially-connected HfOx RRAM devices
6Fig. 11. Measured and calculated I-V curves for top (a) and bottom (b)
cells during CRS operation. Data were obtained by connecting a voltage probe
to the common electrode during measurement in Fig. 9. The set transition
stabilizes at VC = 0.4 V.





































Fig. 12. Measured and calculated voltages Vtop (a) and Vbottom (b) as a
function of the applied voltage VA during CRS operation. Data were obtained
by connecting a voltage probe to the common electrode during measurement
in Fig. 9b.
where the ion injecting electrodes were connected together.
A voltage VA was applied to the TiN top electrode with the
TiN bottom electrode grounded and the common electrode
left floating. Initially, the CRS is in state A, where the top
RRAM is in the set state and the bottom RRAM is in the
reset state, thus the applied VA > 0 drops almost completely
across the bottom RRAM device. As the applied voltage
reaches Vset ≈ 0.5 V, the bottom cell undergoes set transition,
marking the transition to the low-resistance state B of the
CRS with both top and bottom RRAM in the set state. A
further increase of the voltage results in a reset transition of
the top cell, since the positive voltage applied to the non-
injecting electrode drives ion migration from the CF back
into the reservoir of the top cell. The final high-resistance
state C is thus complementary with respect to state A, as the
resistance states of the top and bottom cells are exchanged.
Application of a negative voltage leads to a similar evolution
of the resistance states in the top and bottom RRAM device.
First the top cell undergoes set transition, thus achieving the
low-resistance state D of the CRS, then reset transition in the
bottom device causes the transition to the high-resistance state
E, equal to the initial state A. Two different logic states (0
and 1) can thus be stored using two high-resistance states,
called negative high-resistance state (NHRS, namely states
A or E) and positive high resistance state (PHRS, or state
C). Therefore, all the cells always show high resistance, thus
preventing any possible sneak path leakage in the memory
array and allowing select-less operation [23].
V. CRS ANALYSIS AND SIMULATIONS
Fig. 9b also shows the calculated I-V curve of the CRS,
obtained by simulating the two RRAM cells with the analytical
model. The voltage partition equation was also included,
namely:
VA = Vtop + Vbottom , (8)
where VA is the applied voltage, Vtop is the voltage across
the top RRAM and Vbottom is the voltage across the bottom
RRAM (see Fig. 9a). The method for calculating the I-V curve
of the CRS is shown in the block diagram of Fig. 10. For
any simulation time ti, the applied voltage VA was partitioned
between the top and bottom RRAM based on the cell resis-
tances at the previous simulation time. The voltages Vtop and
Vbottom were then used to calculate the current flowing across
the cells. At each cycle, the continuity of the current is checked
to ensure that the top and bottom current differ by less than
1%. If the current difference is larger, the voltage partition
is modified accordingly and the currents are recalculated until
the continuity condition is satisfied. The temperature profile at
each cell is then calculated, allowing to update the parameters
φ and ∆ by Eqs. (3) and (7) respectively. The cell resistances
are then calculated and a new simulation step is started at time
ti+1 = ti + ∆t. The time interval ∆t was kept sufficiently
small to ensure convergence and accuracy of the simulation.
The tolerance of 1% can be changed according to the required
accuracy in the simulation. A parasitic capacitance of about 15
pF was present at the intermediate node due to the connected
probe for monitoring the voltage as in Fig. 12. Multiplying
this capacitance with the on-state resistance of about 1 kΩ,
we obtain a RC delay time of 15 ns, thus negligible with
respect to the maximum sweep rate in our study, namely 1
V/µs.
Fig. 11 shows the measured and calculated I-V curves of
the top cell (a) and bottom cell (b), obtained by probing the
voltage Vbottom at the intermediate floating electrode while
applying a voltage sweep at the CRS in Fig. 9b. Note that the
top cell is connected in reverse mode, namely the injecting
electrode is negative for positive CRS voltage VA, therefore
set and reset transitions appear for negative and positive
Vtop, respectively. The I-V curves in Fig. 11 were measured
without current compliance, the current in one RRAM being
limited by the other RRAM acting as a load resistance. For
instance, the set transition at the bottom RRAM takes place
at VA = Vset in Fig. 9b, with the top cell in the set state
acting as load resistance to limit the current. This results in
the voltage snapback at the onset of the set transition of the
bottom cell in Fig. 11b. The current then increases almost
vertically at constant voltage Vbottom = VC ≈ 0.4 V, due
to the voltage driven kinetics of ion migration [11], [24]. A
similar characteristic is shown for the top cell in Fig. 11a,
although with reverse polarity with respect to the bottom
cell. The calculation results account for the I-V curves of
top and bottom RRAM cells, as well as for the overall CRS
characteristic in Fig. 9b. The constant-voltage set transition
at VC is also visible in Fig. 9b as a linear I-V curve in the
low-resistance state expressed by:
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Fig. 13. Measured (a) and calculated (b) CRS I-V curves for increasing
sweep rates β = 1, 102, 104 and 106 Vs−1.
I =
VA ± |VC |
RLRS
, (9)
where RLRS is the resistance of the CRS with both top and
bottom cells in the set state. Plus and minus signs in Eq. (9)
apply for negative and positive VA, respectively, in Fig. 9b.
The extrapolation to zero current in the CRS I-V curve of
Fig. 9b allows the extraction of VC [24].
Fig. 12 shows the measured and calculated voltages Vtop
(a) and Vbottom (b) as a function of VA along a CRS cycle.
During the positive voltage sweep, Vtop increases and Vbottom
decreases as a result of the set transition in the bottom RRAM
at VA ≈ 0.5 V, followed by a further increase of Vtop
and a decrease of Vbottom due to the reset transition of the
top RRAM at VA ≈ 0.8 V. The opposite transitions take
place during the negative VA sweep, where Vtop decreases
and Vbottom increases in two steps.
Fig. 13 shows measured (a) and calculated (b) I-V curves
for CRS structures at increasing sweep rates β = dVA/dt,
namely β = 1, 102, 104 and 106 Vs−1. The set and reset
voltages increase for increasing β, similarly to the bipolar
RRAM behavior in Figs. 4 and 5. The agreement in the figure
supports the choice of physical parameters in the model, such
as the activation energy, and the Joule heating description.
VI. CRS OPTIMIZATION
In high-density crossbar arrays based on the CRS concept,
low leakage in the high-resistance state should be achieved.
However, the PHRS and NHRS in Figs. 9 and 13 display
relatively large leakage, due to the relatively low resistance
window between set and reset states in oxide-based RRAM
devices. The leakage current contributed by all unselected
cells in the same bitline of the selected cell might prevent the
discrimination between PHRS and NHRS in the CRS array. To
optimize the CRS array, the off-state leakage current should
be reduced by increasing the resistivity in the CF gap through
Fig. 14. Calculated I-V curves for the CRS device at increasing ρox, where
the leakage current decrease can be noted. Since Vset increases for increasing
ρox, the ∆V = Vreset -Vset window between set and reset voltages collapses.
a better engineering of the material stack, device process and
programming algorithms.
To explore CRS optimization by engineering the gap re-
sistivity, we adopted the bipolar RRAM model and assumed
three values of the gap resistivity, namely ρox = 8.5, 25.5 and
85 mΩcm previously considered in Fig. 8. Fig. 14 shows the
calculated I-V curves for CRS devices at increasing ρox: as
ρox increases, the resistance of PHRS and NHRS and Vset
increase, in agreement with the results of Fig. 8 for a single
RRAM device. Other relevant CRS switching parameters, such
as VC and Vreset, are not significantly affected by ρox, since
these are mostly dictated by CF electrical/thermal conduc-
tivities. The increase of Vset at constant Vreset results in a
significant reduction of the read window ∆V = Vreset−Vset,
namely the voltage range for the read pulse inducing set in
the NHRS and allowing to sense the current Imax in the
low-resistance state. As Vset reaches Vreset, the read window
∆V completely vanishes, thus the application of a voltage
VA ≥ Vreset induces set and reset at the same time (see the
I-V curve at ρox = 85 mΩcm in Fig. 14). The increase of ρox
thus introduces a tradeoff between off-state leakage and read
voltage window.
To better evaluate the impact of the ρox on the read
window, we evaluated the total integrated current during a





where tread is the read pulse width. The charge Qread
can be sensed as the voltage drop at a capacitor used in
the read circuit to integrate the current. Note that the read
operation induces transition from NHRS to PHRS, thus a
negative program operation is needed to recover the PHRS
after read [23]. The NHRS and PHRS can be discriminated
by Qread, which is expected to be higher in NHRS than
in PHRS due to the set transition. However, to discriminate
between NHRS and PHRS, Qread should be significantly
higher than the background leakage current from unselected
cells. Fig. 15a shows the calculated current response as a
function of time during a read pulse with tread = 100 ns from 0
V to Vmax = 2.6 V. The comparison between NHRS and PHRS
8Fig. 15. Calculated current response to a triangular read pulse with amplitude
Vmax, (a), and calculated window ∆Q/Q as a function of ρox, (b). For
increasing ρox, the relative window saturates, thus giving no additional
improvement. Note that readout at Vmax = 3 V leads to a degradation
of ∆Q/Q, since above V = 2.6 V the current only contains off-leakage
contribution.
responses shows that, as ρox increases, both the background
leakage current and the NHRS switching current decrease, the
latter being affected by the collapsing ∆V . Fig. 15b shows
the calculated ∆Q/Qread as a function of ρox, where Qread
is the integrated charge of the PHRS and ∆Q is the difference
between Qread of NHRS and PHRS from Eq. (10). For small
ρox, ∆Q/Qread increases due to the leakage suppression, then
it saturates at higher ρox due to the collapse of ∆V affecting
the NHRS response. A maximum ∆Q/Qread of about 40%
can be achieved, which clearly poses a limit on the maximum
size of the CRS crossbar array based on HfO2 RRAM.
VII. CONCLUSIONS
We presented an analytical model for RRAM switching.
The model describes the CF in terms of the diameter and
gap length, which change during set and reset by thermally-
activated ion migration. The model allows to capture the
abrupt set transition and gradual reset transition, which can
be explained by positive and negative feedback loops between
the CF size and the driving forces for ion migration. Finally,
the model is used to describe CRS operation and optimization,
pointing out the tradeoff between leakage and read window in
crossbar arrays.
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